UART

Programming DPUs/SmartNICs via the JTAG Interface

Platform: Napatech DPU
Content Type: Application Note

Notices
Modification History
Introduction
Programming the BMC and FPGA via the JTAG Interface
Updating the BMC
Updating the FPGA
Updating the BMC/FPGA using two Altera™ FPGA Download Cable II
Style Conventions
Abbreviations
BMC
DN
DPU
Fpga, FPGA
JTAG
PCIe
Rev.
UART
USB
References
DN-1374
DN-1384
DN-1409
DN-1410

Universal Asynchronous Receiver/Transmitter

Back to home page